Update README.md
This commit is contained in:
parent
00c7dbb9ee
commit
b0c6d2ebc8
@ -1,6 +1,10 @@
|
|||||||
INTRODUCTION
|
INTRODUCTION
|
||||||
============
|
============
|
||||||
ucore labs was used as OS Experiments in OS Course Of Dept. of Computer Science & Technology, Tsinghua University.
|
ucore os labs was used as OS Experiments in OS Course Of Dept. of Computer Science & Technology, Tsinghua University.
|
||||||
|
|
||||||
|
NEWS
|
||||||
|
====
|
||||||
|
- 2018.02.03:ucore os labs were ported on RISC-V CPU(privileged arch spec 1.10). You can access [repo's riscv32-priv-1.10 branch(https://github.com/chyyuu/ucore_os_lab/tree/riscv32-priv-1.10)
|
||||||
|
|
||||||
MAINTAINERS
|
MAINTAINERS
|
||||||
===========
|
===========
|
||||||
|
Loading…
Reference in New Issue
Block a user